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ABSTRACT 
Materials with good carrier mobilities are desired for device applications, but in real devices the 
mobilities are usually limited by the presence of interfaces and contacts. Mobility degradation at 
semiconductor-dielectric interfaces is generally attributed to defects at the interface or inside the 
dielectric, as is the case in Si/SiO2 structures, where processing does not introduce detrimental 
defects in the semiconductor. In the case of SiC/SiO2 structures, a decade of research focused on 
reducing or passivating interface and oxide defects, but the low mobilities have persisted. By in-
voking theoretical results and available experimental evidence, we show that thermal oxidation 
generates carbon di-interstitial defects inside the semiconductor substrate and that they are a ma-
jor cause of the poor mobility in SiC/SiO2 structures.  
-- 
Materials that demonstrate high carrier mobilities are broadly and actively studied for their novel 
properties and potential applications. Latest examples include graphene1, epitaxial SrTiO3 film2, 
and GaAs quantum wells3. For practical applications, the relevant mobility is usually affected by 
the presence of interfaces. In particular, Si is the semiconductor of choice for microelectronics 
largely because thermal oxidation naturally leads to abrupt4 Si/SiO2 interfaces with benign de-
fects, namely Si dangling bonds that are easily passivated by H. Virtually every other semicon-
ductor is handicapped by the lack of a dielectric with good interfacial properties for the fabrica-
tion of metal-oxide-semiconductor field-effect transistors (MOSFETs) with large carrier mobil-
ities. Silicon devices, however, are not very suitable for high-power, high-field or high-
temperature applications because of the small energy gap and low thermal conductivity. Silicon 
carbide, especially the 4H polytype, has all the right features for such applications, including the 
unique feature that its native oxide is also SiO2. Unlike the Si case, however, carrier mobilities at 
the SiC/SiO2 interfaces are much smaller than their values in pure bulk SiC. More specifically, in 
Si/SiO2 structures mobilities after H anneal are typically 50% of their bulk value whereas mobil-
ities in thermal SiC/SiO2 structures, after post-oxidation treatments, are at best 10-15% of the 
value in pure bulk 4H-SiC5,6. 
A key difference between oxidation of Si and SiC, both of which produce SiO2, is that in the SiC 
case large amounts of C atoms are released7,8. It is generally believed that C atoms leave as CO 
or CO2 through the growing oxide9. Residual C atoms in the SiC-SiO2 interface region have been 
invoked as the primary origin of interfacial defects that limit electron mobilities8-13. During the 
1990’s oxidation of SiC followed by post-oxidation anneal in oxygen produced structures with 
electron mobilities of order 1-10 cm2/V-s, compared with bulk values of ~800 cm2/V-s in pure 
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bulk 4H-SiC. In the last ten years, extensive experimental investigations led to significant im-
provements through post-oxidation annealing (POA) in NO14,15 or H10. Even better mobilities 
were obtained recently by incorporating Na or P either during oxidation or by POA5, 6. Still, the 
best mobilities obtained by oxidation of SiC are only 10-15% of the bulk value.  
In a 2008 paper reviewing critical issues in SiC for power devices16, Agarwal and Haney put 
forward a “conjecture” that defects in the SiC carbide that may be introduced during oxidation, 
high-temperature anneals, or ion implantation may contribute significantly to mobility degrada-
tion, but no particular defects were singled out. In 2008 and 2009, Zheleva et al. reported the 
presence of a “transition layer” in the SiC immediately adjacent to the SiC/SiO2 interface with 
excess C concentrations as high as 20%, and found a dependence of the electron mobility on the 
thickness of the transition layer17,18. Subsequent theoretical simulations, however, found that 
such amount of excess carbon is likely to result in amorphization and C segregation19.  
There are good reasons, however, to expect non-negligible concentrations of C atoms to enter the 
SiC substrate as interstitials because the calculated migration barrier for C interstitials in SiC is 
only 0.5 eV20. Evidence in support of this hypothesis is provided by the recent experimental data 
of Hiyoshi and Kimoto21. Prior to oxidation, they used deep-level transient spectroscopy (DLTS) 
and detected the so-called Z1/2 and EH5/6 deep centers, which are generally believed to be the C 
vacancy or a carbon-vacancy-related defect22. After oxidation and removal of the oxide, they 
find that the concentration of these defects is substantially reduced, while another defect appears 
and grows to a significant concentration. They identified that defect as the so-called HK0 defect 
that had been detected in earlier work23 and suggested that the HK0 defect is related to C or Si 
interstitials.  
We note for comparison that during Si oxidation, Si interstitials (Sii) are known to be emitted 
into both the Si substrate and the growing SiO2 layer24. Excess Si atoms in Si are generally be-
nign, as they diffuse with no energy barrier in the presence of electron-hole excitations25 and the 
binding energy of di-interstitials (Sii)2 is relatively small, of order 1.8 eV26, so that their forma-
tion at oxidation temperatures (850~1100°C) is unlikely. Carbon di-interstitials (Ci)2 in SiC, on 
the other hand have a much larger binding energy, 5-6 eV27,28, because of the formation of a 
strong double C bond28. A typical structure of (Ci)2 is shown in Fig. 1. We recently performed 
finite-temperature simulations of a dilute C concentration in SiC and found that di-interstitial 
formation is rapid and barrierless19. We propose, therefore, that considerable concentrations of 
immobile C di-interstitials form in the SiC substrate during SiC oxidation and that in fact the 
HK0 center is the C di-interstitial. In the remainder of this paper, we examine in detail the prop-
erties of C di-interstitials and invoke both theoretical results and available experimental data to 
make the case that C di-interstitials is a major cause of mobility degradation in thermal SiC/SiO2 
structures.  
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Figure 1. A typical structure of carbon di-interstitial cluster (Ci)2 in bulk 4H-SiC. Left: Top view. 
Right: Side view. Silicon atoms are in blue, lattice carbon atoms are in brown, and interstitial 
carbon atoms are in copper. The planar bonding structure of (Ci)2  shows that the two interstitial 
carbon atoms are sp2-hybridized, and are connected by a C=C double bond. 
Recently, Devynck et al. calculated the energy levels for one (Ci)2 defect using hybrid density 
functional, and found that it has four energy levels in the band gap: a (--/-)  level at Ec-0.04 eV, a 
(-/0) level at Ec-0.23 eV, a (+/0) level at Ev+0.71 eV, and a (++/+) level at Ev+0.49 eV29. We 
note that the defect is negatively charged in n-type material and positively charged in p-type ma-
terial, whereby it always limits carrier mobilities by Coulomb scattering.  
Now let us examine the experimental reports of substrate traps. We already noted that data by 
Hiyoshi and Kimoto support the notion that C atoms are emitted into the SiC substrate and that, 
after annihilating possible C vacancies, lead to the formation of the HK0 defect. This defect is 
characterized by a level at Ev+0.78 eV, which matches well the theoretical (+/0) level of the C 
di-interstitial at Ev+0.71 eV. However, the (++/+) transition level, predicted to be at Ev+0.49 
eV29, is not observed21, probably because it may be somewhat lower than the theoretical predic-
tion and the temperature in the DLTS experiment was not low enough to observe it. It is known, 
on the other hand, that the HK0 center anneals in Ar at 1400 °C30, which is consistent with the 
large (5~6 eV) binding energy of (Ci)227,28. The annealing behavior of the HK0 center also rules 
out the di-carbon antisite (C2)Si, since it is known to have smaller binding energy (~4 eV) and  
anneals out at lower temperature (1000 °C)31.  
Besides thermal oxidation, the HK0 center can also be created by reactive ion etching (RIE) fol-
lowed by annealing30, ion-implatation followed by annealing32, and electron irradiation followed 
by annealing23. These processes create C interstitials inside SiC or at the surface. Furthermore, in 
the electron irradiation experiment, HK0 defects are created when the electron energy is above 
the carbon displacement threshold but below the Si displacement threshold23. This result rules 
out a possible role of Si interstitials and gives additional support for the notion that the HK0 cen-
ter is a carbon interstitial cluster.   
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It is noteworthy that, while Al and Ne implantations followed by annealing create HK0 centers in 
SiC, N implantation does not32. Identification of the HK0 defect as (Ci)2 provides an explanation 
of this observation: Prior theoretical study proposed that nitrogen interstitial Ni can passivate 
(Ci)2 defect at the interface10. The analysis of Ref. 10 was based on equilibrium configurations. 
Here we carried out quantum molecular dynamical (QMD) simulations to examine the non-
equilibrium evolution of the system containing of Ni and the Ci. The net conclusion is that Ni in-
teracts with both Ci and (Ci)2, thwarting the formation of stable (Ci)2. In particular, Ni binds to 
(Ci)2 but then the complex releases a Ci (Fig. 2). Thus, either Ni attacks any HK0 that may have 
formed or simply captures the diffusive Ci interstitials and pre-empts HK0 formation. 
 
Figure 2. A quantum molecular dynamical (QMD) simulation showing a nitrogen interstitial Ni 
attacking a carbon di-interstitial cluster (Ci)2 in bulk 4H-SiC. Left: Starting position with Ni 
bound to (Ci)2 forming Ni(Ci)2 complex. (Only short carbon-carbon and carbon-nitrogen bonds 
are shown.) Right: The complex breaks and one carbon atom has been emitted as a single inter-
stitial Ci.  
Tadjer et al. have reported a hole trap located in the SiC epilayer in 4H-SiC MOS capacitors and 
transistors33. The energy level of the hole trap is found to overlap with the Al acceptor level in 
SiC, which is around Ev+0.22 eV34. This hole trap may correspond to the (++/+) transition level 
of (Ci)2. If this assignment is correct, then the absence of the (++/+) level in the data of Ref. 21 
can be naturally explained, because the temperature range of the DLTS measurement reported in 
Ref. 21 is likely not low enough to observe this defect level.  
Mooney and co-workers, using C-V and constant-capacitance DLTS (CCDLTS) measurements 
distinguished the traps in n-type 4H- and 6H-SiC MOS capacitors into oxide traps, real interface 
traps, and SiC substrate traps35. In NO annealed samples, the area densities of SiC substrate traps 
are found to be in the order of 1012 cm-2, which is comparable to the densities of remaining oxide 
and interface traps. The substrate traps in 4H-SiC are found to have energy levels within 0.1 eV 
below the 4H-SiC conduction band. We propose that these traps correspond to the (-/0) and/or (--
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/-) transition level of (Ci)2 defect. Furthermore, unlike oxide traps and interface traps, whose den-
sities decrease during NO annealing, the substrate trap densities increase during NO anneals. Al-
though the experimental uncertainties are not available for those numbers, we suspect that the 
increase of substrate traps during NO anneal may be real. It is known that NO annealing dis-
solves carbon clusters at the SiC/SiO2 interface36. This increase of substrate traps during NO an-
neal may be the result of dissolved carbon diffusing into the SiC and forming more (Ci)2.   
Dautrich, Lenahan and Lelis, using spin-dependent recombination (SDR) method, observed high 
concentration of deep level defects in 4H-SiC/SiO2 MOSFETs below the SiC/SiO2 interface into 
the SiC bulk37. The g-value for the observed defects is 2.0023, close to the g-value of a C dan-
gling bond observed in disordered SiC (g=2.0027), suggesting that the electron wave functions 
are localized on C atoms, which can be either sp3 bonded carbon or sp2 bonded carbon38. The 
former is consistent with the tentative assignment of a Si vacancy given by the authors of Ref. 36, 
the latter is consistent with our hypothesis of (Ci)2 defect. Further studies are required to clarify 
the nature of the observed C dangling bonds.  
The CCDLTS data reported in Ref. 35 show that the area density of substrate traps is about 1012 
cm-2/eV. The assignment of these traps to (Ci)2 clusters is consistent with the total interface den-
sity profile deduced from hi-lo C-V measurements11,39. The high concentration of total interface 
trap density near conduction band measured in n-type MOS capacitors may contain contributions 
from the (-/0) and (--/-) levels of (Ci)2 clusters in the substrate. The high density of DIT in the 
lower part of the band gap (0.5 ~1.0 eV above valence band) measured in p-type MOS capacitors 
may come from the (0/+) level, and high density of DIT near valance band may contain contribu-
tion from the (++/+) level of (Ci)2 clusters. 
In principle, atomic H should passivate the (Ci)2 defect by attacking the C=C double bond and 
forming C-H bonds. However, post-oxidation annealing with atomic hydrogen has no effect on 
all the three groups of DIT mentioned from (Ci)210,39. This result can be explained as follows: In 
SiC, the stable form of hydrogen is H+ in p-type sample and H2 in intrinsic and n-type samples, 
and only H+ has a sufficiently low diffusion barrier40. Therefore, in n-type MOS capacitors, due 
to the low diffusivity of H2, H cannot be incorporated into the substrate to passivate the (Ci)2 de-
fects; in p-type MOS capacitors, H can be incorporated as H+, but the (Ci)2 defects are also posi-
tively charged, whereby passivation is ineffective. 
Okamoto et al.6 found that the post-oxidation annealing (POA) with POCl3 significantly de-
creases the DIT near the conduction band to the order of 1011 cm-2/eV, which is much more effec-
tive than POA with NO. The difference between the effect of P and N annealing is still inconclu-
sive. Nevertheless, the (Ci)2 substrate trap picture provides a possible explanation. The present 
calculations show that, like N, P also can attack the (Ci)2 defect and therefore reduce its concen-
tration. However, while the diffusion of N into SiC is difficult41, it has been shown that P can be 
easily incorporated into SiC. Diffusion of P from the surface into bulk 3C-SiC has been reported 
by Tin et al.42. Therefore, the more effective reduction of DIT may be a result of the more effec-
tive incorporation of passivators into the substrate.   
Besides post-oxidation annealing techniques, recent experimental results reported by Ciobanu et 
al.43, Poggi et al.44, and Dhar et al.45 show that pre-oxidation N implantation reduces DIT near the 
conduction band of SiC to the order of 1011 cm-2/eV. We note that pre-oxidation N implantation 
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is more effective in-reducing DIT than POA with N, which can be naturally explained if (Ci)2 de-
fects exist in the substrate. While POA with N is effective for passivating (Ci)2 and other carbon 
clusters at the interface or in the oxide, it has little effect on the substrate defects because it is 
difficult to incorporate N from the surface.  Meanwhile, implantation introduced plenty of N in 
the substrate, which can attack (Ci)2 clusters and/or prevent their formation by capturing the in-
jected Ci. We note that the latter process is more likely, since the oxidation temperature is not 
high enough to activate N diffusion. 
The present proposal of (Ci)2 in SiC as a major cause of low channel mobility suggests that de-
posited oxides, which avoid the emission of Ci, should yield higher mobility. However, SiC 
MOS structures with directly deposited SiO2 may suffer from a poor interface and oxide quality, 
and post-deposition anneal often introduces additional oxidation of SiC46. In 2008, Hatayama et 
al. reported a remarkably high mobility that corresponds to ~35% of bulk value in SiC MOS-
FETs with deposited Al2O3 gate oxide47. The devices were fabricated by forming an ultrathin (~1 
nm) layer of thermal SiO2 and then depositing a ~70nm layer of Al2O3. The very thin thermal 
SiO2 may have ensured a good interface with SiC while generated very little Ci. It is also re-
ported that the channel mobility decreases rapidly when the thickness of thermal oxide increase 
to about 2 nm. This may due to the formation of a substantial concentration of (Ci)2 in the sub-
strate, since more Ci are generated by oxidation. 
In summary, we propose that the carbon di-interstitial cluster (Ci)2 in SiC,  generated by pairing 
of carbon interstitials during oxidation, is a major cause of the low channel mobility of theramlly 
grown SiC MOSFETs. It is an example of “channel traps”, whose density, DCT, should be mini-
mized to improve the device performance.  This defect can account for the SiC substrate traps 
reported in four independent experiments. Latest post-oxidation annealing and pre-oxidation im-
plantation experiments are consistent with this picture. A recent report of very high mobility SiC 
MOSFETs with ultrathin thermal SiO2 and deposited Al2O3 gate oxide also supports the present 
proposal. 
 
Methods 
We carried out finite-temperature QMD simulations using density functional theory. We employ 
the Perdew-Burke-Ernzerhof (PBE)48 version of the generalized-gradient approximation (GGA) 
exchange-correlation functional for most calculations. We use projector augmented wave (PAW) 
potentials49 and plane wave basis as implemented in the Vienna Ab-initio Simulation Package 
(VASP code)50. The calculations are done in a 3×4×1 96 atoms supercell of 4H-SiC. Static calcu-
lations with plane-wave cutoff of 400 eV and 2×2×2 Brillouin zone sampling are carried out to 
relax the structures.  For QMD simulations, the plane-wave cutoff is 300 eV, and the Brillouin 
zone sampling is done with Γ point only. The time step for QMD simulations is set to 0.5 femto-
second. The simulation shown in Fig. 2 consists of heating the system to 2200 °C in 2.2 ps and 
performing constant temperature QMD for 3.9 ps. 
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